MediaTek Filogic 130 and 130A SoC for IoT devices have been unveiled. Learn more

MediaTek has announced the new MediaTek Filogic 130 and Filogic 130A system-on-chips (SoCs) both including microprocessor (MCU), AI engine, Wi-Fi 6 and Bluetooth 5.2 subsystems, and power management unit (PMU) has become a network. one chip. Filogic 130A also incorporates a digital audio signal processor to allow device manufacturers to easily add voice enhancements and other services to their products.

“In the years to come, advanced connectivity technologies such as Wi-Fi 6 and Bluetooth 5.2 will be a must-have for smart home devices with increased need for more AI processing power, better power efficiency and robust security. MediaTek’s Filogic 130 and Filogic 130A solutions provide the perfect combination of features to help drive this change, “said Alan Hsu, Company Vice President & General Manager, MediaTek Smart Communications. no larger than the icon size. ”

The Filogic 130 and Filogic 130A both support 1T1R Wi-Fi 6 connectivity with dual-band 2.4GHz and 5GHz, as well as advanced Wi-Fi features such as targeted wake-up time (TWT), MU-MIMO, MU-OFDMA, service quality (QoS) and WPA3 Wi-Fi security. To ensure that the user’s Wi-Fi connection remains reliable even when Bluetooth devices are being used simultaneously, the solutions support enhanced Wi-Fi and Bluetooth.

Both single-chip solutions include an Arm Cortex-M33 microcontroller supported by embedded RAM and an external flash and a pre-integrated module (FEM) that supports low-amplification (LNA) and power amplifier (PA). The Filogic 130A also incorporates an integrated HiFi4 DSP to process remote local voice, microphone capability that remains open for voice function detection and activate voice support.

Solutions also support secure boot engines and crypto hardware for strong security capabilities and support a variety of interoperability environments including standard IO targets such as SPI, I2C, I2S, IR input, UART , AUXADC, PWM and GPIO interfaces to simplify the design process.

Source link